

March 2015

Changes from Rev.D to Rev.E

Added R28 = 45.3 ohm in series with RAM clock

This was required because 128 MB RAM version would fail at -20 to -40 degrees

This was seen in about 40% of all 128MB boards

Problem was never reproduced in 64MB versions



Rev.E BOM changes

Only change to BOM is adding


R28 = 60-4770-4

Technologic Systems	Date	March 22, 2015
Title: TS-4200 CPU		
Rev: E	Designer	Sheet 1 of 8

CPU




CPU_RESET#
is bi-directional and
can be programmed
to cause interrupt
instead of reset



JTAG_SEL
1 = Boundary Scan
0 = CPU ICE mode

128 MB RAM



Logic Levels in this "Gate" are all 0 to 1.8V

1.8V Logic Levels

No Connections

A3P125 has:
 3000 Tiles (about 1200 LUTs)
 4 Kbytes total of Block RAM
 97 I/O with 144 pin package
 "true instant ON"
 Input PLL clock = 1.5 MHz min

FPGA

When SYSTEM_RESET# deasserted,
 Latch BUS_ALE# and BUS_RD#
 into a register

Warning: MUX_AD00 thru AD07
 is used by NAND Flash

Devices connected to this bus must never
 drive it when BUS_RD# is deasserted
 (must be off within 30 nS of deassertion)


Devices must pull the BUS_WAIT# line low
 if they need more than 150 nS strobe

DIO_09 = Push_switch

Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS_ALE# = MODE1
 BUS_RD# = MODE2




To CPU
 Address/Data Bus

Inputs with 1.8V rail
 have diode clamp to 1.8V



REBOOT high
 causes all power
 rails to go low
 for 200 mS

RED_LED# and GREEN_LED#
 must be Open Drain


FPGA




3.3V Supply



1.8V Supply



1.5V Supply




Power Sequence

After power is first applied, or after a "Reboot"
All power rails are off for 200 mS then:


- the 3.3V and 1.8V are enabled
these will reach 95% in about 800 uS
(the 1.5V rail will ramp 25 uS delayed)
- Then 2-4 mS later, the 1.0V rail is enabled
It also requires about 800 uS to ramp

CPU Reset# is asserted before 1.0V rail is enabled


POR



1.0V Supply



10/100 Ethernet



EN_ETH_POWER# must be off for at least 20 mS before turning ON

After turning PHY power on, Must wait for 40 mS before enabling MII signals

When Ethernet PHY is powered off, then all MII signals must be changed to DIO and set tri-state

To CPU MAC


LED1 = Activity/Link
LED2 = Speed 100 Mbit

MDIO bus can not be used until 100 uS after Reset# is deasserted
MDCLK max is 2.5 MHz


PHY PU and PD resistors are 67K ohm typical

CPU PU resistors are 70K typ. and 40K min.


512 MB or 2 GB NAND Flash





8K Byte NVRAM



Temp Sensor




64KB Serial Boot Flash




Boot using SPI0 Port

Micro SD Card Socket



RTC



Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module
Apply 3.6V to 5.5V to these pins

Current drain is 50mA to 400 mA

⚠ All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

⚠ Pin 1 is the top left corner pin on the connector. All of the pins on the left are odd numbered. This may differ from the connector manufacturer's datasheet.

OFF_BD_RESET# is an Output used to reset all peripherals

POWER_FAIL# must not be driven high

EXT_RESET# is an Input used to reboot the CPU

CN2 pin 27 should be connected to CN2 pin 33 on the base board


SD Card
SD card signals on connector are wired in parallel with SD card socket. Only one can be populated with SD card

3.3V max load is 300 mA
Maximum off-board load on 1.8V, 1.5V and 1.0V pins is 10 mA each

⚠ Any I/O routed to a user accessible connector should have additional ESD protection placed on the carrier board.

Max. load on JTAG_Vcc (CN2-79) is 20 mA

These DIO have 1.8V levels
PC4, PC5, PC6
PC7, PC8, PC9
PC10, PC13, PC14
All other DIO uses 3.3V levels



Boot Strap

Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS_DIR = MODE2

MODE1 and MODE2 states are latched prior to OFF_BD_RESET# deasserted

MODE1 and MODE2 have PU resistors

Use 1.5K ohm resistor to "OFF_BD_RESET#" to set Mode pins "low"

Devices connected to this bus must never drive it when BUS_CS# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low if they need more than 150 nS strobe

The data bus can not have more than 30 pF of off-board capacitive loading
May need data buffer chip for heavy loads

If Bus is not needed, the following can be changed to DIO:
- Bus Control signals
- MUX_AD08 thru 15

Bus cycles use 11 address lines AD0 thru AD10
This provides 1K address space for 8-bit bus cycles (000-3FF) and 1K for 16-bit cycles (400-7FF)

BUS_ALE# = Address Latch Enable
BUS_BHE# = Byte High Enable (for 16-bit cycles)